Abstruct-This paper presents a novel circuit for parallel bit-level maximudminimum selection. The selection is based on a label-updating scheme which sequentially scans a set of data patterns from MSB to LSB and generates corresponding labels. The complete circuit realizing this scheme consists of a set of updating units and a global OR unit, where each updating unit is composed of only a few basic gates. Due to structure modularity, the developed circuit provides a very cost-effective hardware solution for comparing large volumes of data patterns as those required in digital and video signal processing.
I. INTRODUCTION
In the domain of digital and video signal processing, exhaustive search within specified regions has to be done repeatedly in order to find the maximum or minimum for decision making. Very often the search is achieved by a set of comparators implemented at both wordlevel and bit-level. This results in too much hardware overhead when on-chip system integration is considered since the search procedure is only part of the algorithm used. Moreover, comparison for large volumes of data patterns at word-level cannot reach high-speed requirements due to carry propagation effect. Although many circuit techniques for handling carry have been proposed in the literature [l] , extra hardware is needed and hence hardware overhead is increased too. Therefore a cost-effective hardware solution which takes into account area and timing for parallel comparison of large volumes of data is demanded. In this paper we first present a scheme which can search the required maximum or minimum for a group of data patterns at bit level. Then a very cost-effective architecture and circuit is presented to see how to reach the goal. This circuit has been used in one of our ASIC designs for a VQ-based coding system [2] . An example demonstrates the label updating scheme for (a) minimum I I ---11. THE LABEL-UPDATING SCHEME To explain how this algorithm works, we provide one example as shown in Fig. 1 . This example gives us the feeling about how a maximum or minimum can be found from an input data set. For example, the minimum can be obtained by comparing these bitpatterns from MSB to LSB. Initially all labels (Ln, n = 0 . . . A; -1, where N is the number of data patterns) are assigned to "0." We start from the MSB and check all bit patterns. If all bit patterns are the same, i.e. either all "1" or "0," all labels L,'s remain unchanged. On the other hand, if some of them are different, then those labels whose bit patterns are "1" are assigned to "1" indicating that they are no longer minimum candidates. For the rest, they Manuscript received September 28, 1992; revised May 7, 1994. This paper was supported by the National Science Council (NSC) of Taiwan, ROC under Grant NSC-82-0404-E009-113 and partly supported by the NSC under grant NSC81-0404-E009-114. This paper was recommended by Associate Editor G . DeMicheli.
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IEEE Log Number 9404007. PE-based architecture for the parallel bit-level maximudminimum remain unchanged. This implies that those labels with "0" are still the minimum candidates. This detection procedure is performed until the LSB is detected. Then the minimum can be found at those data patterns whose labels are "0." To find the maximum, the same procedure can be applied. However we now focus on detecting "1" instead of "0." Thus the required timing to find maximum or minimum is dependent on the wordlength of input data patterns and independent of input number ( N ) . In other words, only the word-length influences the cycle-count for maximudminimum search.
CIRCUIT DESIGN TECHNIQUES
The label-updating scheme can be realized on a PE-based architecture as shown in Fig. 2 . Each PE handles single data pattern respectively and then updates the label content. The big OR gate is inserted to detect if there is any "0" (for minimum) or "1" (maximum) pattern from the possible candidates. This big OR gate has N inputs, where each input is integrated with the PE in layout design. In addition, driving circuit is added every 8-PE to gain speed. In the following, we describe how the complete circuit for such a PE is designed.
From the scheme description in the previous section, it can be found that for maximum and minimum search, they are very similar except that different input phases (inverted and non-inverted) are needed to be detected. For minimum search, "0" should be detected while "1" is detected for maximum search. Thus an input selector should be provided at the input node. This is shown in Fig. 3 , where a control signal Se1 is used to indicate the search mode and in the meantime, to select the correct bit-pattern. To provide a systematic way, we use several symbols as explained below: B stands for input bit pattem, E stands for enable, pe stands for each PE status, and Q stands for label's content. For minimum search, we would like to find if there any bit pattern "0" exists among those candidates. Thus we need to check each input bit pattern by the following equation: -
_ _ Q B = m = Q + B (1)
This implies that for minimum search, only those possible candidates whose bit patterns are "0" are needed to detect. For maximum search, we need to check each input bit pattem by the following equation:
The equation shows that for maximum search, only those possible candidates whose bit patterns are "1" are needed to detect. These two equations are derived from label content Q and input bit pattern B.
They also imply that for minimum search SeZ should be assigned to "1" while "0" for maximum.
Next we consider how to update label content. Since initially all labels are assigned to "0" and only those labels remaining unchanged becomes possible candidates, the updating procedure can be described as follows:
for possible candidates, the content to be assigned is based on the input bit pattern and the enable signal obtained from the big OR gate. For example, during minimum search, only those bit patterns with "0" can survive. This implies that bit pattern B can be directly loaded to Q. However for maximum search, the inverse bit pattern has to be loaded to Q to indicate that only those bit pattern with "1" can survive. Fortunately, these signals are the same as those needed in (1) and (2) mentioned earlier.
Thus the signals can be connected directly as those shown in Fig. 3(a) . for non-candidates, the content remains unchanged, i.e. "1."
The other part of the circuit is the big-OR which is realized by a clock-mode circuit as shown in Fig. 3(b) . During input node at Ei is pre-charged to high and hence the output node E remains at low. , which requires parallel comparison of 32 8-bit inputs to determine an index with minimum distortion. We first implemented the parallel comparison by using carry propagation and pass logic functions [l] . The parallel comparison is organized in a tree-structure a d consists of 31 comparators which can be speed up by using carry-look-ahead or carry-save techniques. We then implemented the parallel comparison by the circuit proposed in this paper. Results show that our proposed method achieves 8 times faster and with only one-tenth of the area of the other methods [3] , indicating that our proposed method does outperform the other comparator-based approaches in terms of area and timing.
IV. CONCLUSION
We have presented a novel scheme and circuit for parallel bitlevel maximudminimum selection. The circuit does need less area and also has features of high-speed and extension capability. We are currently investigating the practicality of applying this circuit to several video coding algorithms which require extensive block search operations.
